如何在Verilog中读取环境变量？(在VCS模拟器上运行)
我想要完成
File=$fopen("$PATH/FileName","r");
$ PATH是一个环境变量.
verilog environment-variables system-verilog
environment-variables ×1
system-verilog ×1
verilog ×1